



# - Readout Supervisor -

## Outline

- Readout Supervisor rôle and design philosophy
- Trigger distribution
- Throttling and buffer control
- BCRs & Resets
- Auto-triggering for calibration & test
- Priority scheme between L1/resets/commands
- Errors detected by RS
- Counters
- RS data block
- Discussion topics

Note: No recipes just flexible machinery! Feedback!





# Design philosophy

- Flexible and versatile
- Simple
- No internal intelligence --> configured by ECS
- Accounting
- Transparent --> debugging
- Reliable



# Specifications

RS Design Specification document underway:


## Table of Contents

<b>1</b>	<b>INTRODUCTION .....</b>
<b>2</b>	<b>FUNCTIONAL SPECIFICATIONS .....</b>
2.1	INTRODUCTION .....
2.2	READOUT SUPERVISOR SYNCHRONISATION .....
2.3	LEVEL-0 TRIGGER DISTRIBUTION .....
2.4	LEVEL-1 TRIGGER DISTRIBUTION .....
2.5	READOUT SUPERVISOR DATA .....
2.6	FRONT-END/DAQ BUFFER OCCUPANCY CONTROL AND THROTTLING .....
2.7	BUNCH COUNTER RESET (BCR) .....
2.8	FRONT-END RESET GENERATION .....
2.9	ONLINE DETECTOR CALIBRATION/MEASUREMENTS .....
2.10	STAND-ALONE DETECTOR CALIBRATION/MEASUREMENT RUN .....
2.11	TEST/DEBUG RUN .....
2.12	OTHER COMMANDS TO THE FRONT-END .....
2.13	COUNTERS .....
2.14	THE ECS INTERFACE.....
<b>3</b>	<b>MODULAR SPECIFICATIONS .....</b>
3.1	INTRODUCTION .....
3.2	RS BOARD STANDARD.....
3.3	THE ECS INTERFACE.....
3.4	COUNTERS .....
3.5	ADJUSTABLE DELAYS .....
3.6	RANDOM GENERATOR .....
3.7	LEVEL-0 TRIGGER DISTRIBUTION .....
3.8	LEVEL-1 TRIGGER DERANDOMIZER .....
3.9	TRIGGER, RESET AND CONTROL COMMAND SEQUENCER .....
3.10	MULTIPLEXING L1 TRIGGERS AND COMMANDS .....
3.11	TTC ENCODER .....
3.12	FRONT-END BUFFER EMULATION .....
3.13	RS DATA PIPELINE/BUFFER .....
3.14	EXTERNAL TRIGGER .....
3.15	INTERNAL OSCILLATOR (?).....
3.16	CLOCK INHIBIT (?).....
<b>4</b>	<b>SUMMARY I/O INTERFACES, STATUS LEDS .....</b>
<b>5</b>	<b>GLOSSARY OF TERMS .....</b>
<b>6</b>	<b>REFERENCES .....</b>



# RS block diagram

- Forcing triggers



18/05/2000

To DAQ

Richard Jacobsson

5



# Throttling and buffer control

## Overflows:

- L0 de-randomizer emulated --> internal L0 throttle
- L1 trigger system --> hardwired L0 throttle
- L1 derandomizer --> throttle central or cabled
  - central assumes fixed length zero-suppression
  - cabled to RS means FE monitoring + cabling
- Front-End Multiplexing or Readout Units --> hardwired L1 throttle
- Subfarm Controllers --> L1 software L1 throttle via ECS

## Counters, timers, time-outs and history buffer for throttles

- On time-outs --> ECS interface raise alarm with throttle type

## Count dead-time and losses



# BCRs and Resets

- Sequencers to implement the various resets:
  - ➔ Bunch Counter reset
- Programmable timing:
  - ➔ Reset LO pipeline+derandomizer at regular intervals in phase with orbit signal
  - ➔ Reset L1 FE at regular intervals in phase with orbit signal
  - ➔ Single resets triggered by ECS, transmitted at pre-specified cycle
- BCR highest priority
  - ➔ BCR + other resets simultaneously



# Calibration & test

- Programmable sequencers
- Forcing auto-triggers
- Available online and stand-alone
- Auto-triggering:
  - ➔ Pre-defined intervals -- pedestals etc
  - ➔ Consecutive bunch sampling -- timing
  - ➔ On calibration pulse -- fired by TTC command
  - ➔ Random trigger -- minimum bias
- Stand-alone calibration
  - ➔ All of the above
- Stand-alone test with or without local trigger
  - ➔ Pre-scalable L0 random trigger (max 1.5 MHz, Poisson)
  - ➔ Pre-scalable L1 random trigger (max 200 kHz, Poisson)



# Channel B priority scheme

- Priority scheme on channel B:
  - ➔ 1) Resets / Auto-triggers / commands
  - ➔ 2) L1 decisions
- Reset / auto-triggers / commands --> equal priority
  - ➔ Sequencer time structure checked before down-load to prevent conflicts (software)



# Errors detected by RS

- Errors:
    - L0 strobe missing
    - L0 de-synchronization
    - L1 missing (max latency exceeded?)
    - L1 de-synchronization
    - Buffer overflows
    - Throttle time-outs
  - Initially mark&keep erroneous events, later configure automatic rejection/recovery
- } ECS interface raise alarm  
Optional: reject + direct reset



# Counters

- LHC bunch clock
- LHC orbit clock
- Bunch ID
- Event ID
- L0 accepts
- L1 accepts
- Missing L0 strobes
- L0 bunch ID error
- L1 event ID error
- L0 derandom. overflows (internal L0 throttle)
- L0 HW throttles
- L1 HW throttles
- L0 SW throttles
- L1 SW throttles
- Bunch crossings lost during L0 throttle
- L0 yes's converted to no's during each type of throttle
- L1 yes's converted to no's during each type of throttle
- Throttle time-outs
- Resets (different levels)
- Bunch crossings lost during resets
- L0 yes's converted to no's during resets
- L1 yes's converted to no's during resets
- Forced level-0 accepts
- Forced level-1 accepts
- Self-triggers generated by sequencers

•ECS interface polls over counters and status registers to monitor and alarm



# RS data block

- Readout Supervisor "Front-End" handles the RS data block:
  - Bunch ID
  - Event ID
  - Status information provided through front-panel input
  - Event type (physics, random, calibration, empty crossing, test, special)
  - Level-0 and level-1 force bits
  - Error blocklet



# Interfaces

Input/output	In/Out	Specification	Type
<b>BC in</b>	In	LHC bunch clock from TTCmi	Lemo
<b>BC out</b>	Out	LHC bunch clock output	Lemo
<b>BCR in</b>	In	LHC turn signal from TTCmi	Lemo
<b>BCR out</b>	Out	LHC turn signal output	Lemo
→ <b>L0 in</b>	In	L0 trigger decision with 12-bit bunch id + <u>forced</u> L0 bit + strobe	17-pin parallel
<b>L0 in (aux)</b>	In	Auxiliary L0 trigger from any source	Lemo
<b>L0 out</b>	Out	L0 trigger decision output for monitoring	Lemo
→ <b>L1 in</b>	In	L1 trigger decision with 12-bit event id + <u>forced</u> L1 bit + strobe	17-pin parallel
<b>L1 out</b>	Out	L1 trigger decision output for monitoring	Lemo
<b>TTC out</b>	Out	Channel A/B encoded and serialized	1 or 2 Lemo ?
<b>Throttle L0 in</b>	In	L0 throttle input, eg from L1 trigger system	
<b>Throttle L0 out</b>	Out	L0 throttle output for monitoring	
<b>Throttle L1 in</b>	In	L1 throttle input, eg from L1E	
<b>Throttle L1 out</b>	Out	L1 throttle output for monitoring	
→ <b>Status in</b>	In	Status information + strobe	130-pin parallel?
<b>RS data</b>	Out	RS data to DAQ	S-link
<b>Ethernet</b>	In/out	ECS interface	Ethernet

LED	Specification	Colour
<b>On/Off</b>	Power on	Green
<b>BC ext</b>	External bunch clock present	
<b>BC int</b>	Internal bunch clock used	
<b>BCR ext</b>	External orbit clock present	
<b>BCR int</b>	Internal orbit clock used	
<b>L0</b>	L0 trigger present	
<b>L1</b>	L1 trigger present	
<b>Thrtl L0</b>	L0 throttle asserted, stretched on-time	
<b>Thrtl L1</b>	L1 throttle asserted, stretched on-time	



# Conclusions

- Specifications well underway
- Need feedback about additional features and requirements
- First functional and modular specifications to be finalized
  - ~2 months
- Simulation
- Design and prototype 12 - 15 months



# Discussion topics

- Command broadcast (non-addressed)
- Addressed commands (individual TTCrx)
- L1 derandomizer throttle, central or cabled
  - central assumes fixed length zero-suppression
  - cabled to RS means FE monitor + cabling
- Freezing bunch clock -- debugging
- How many Readout Supervisors?
- Jitter requirements for Readout Supervisor (TTCex)
- L0 rejects before reset to empty L0 derandomizer?
- L0 latency within RS